USN						
	57	 	100	 	 16.7	

(08 Marks)

Third Semester B.E Degree Examination, July 2006 CS/IS/EC/TE/EE/IT/ML/BM

Logic Design

[Max. Marks: 100 Time: 3 hrs.]

Note: I. Answer any FIVE full questions.

- a. State and explain with examples shannon's expansion and reduction theorems in (04 Marks) Boolean algebra.
 - b. Simplify the following using Boolean theorems:
 - i) $f(x, y, z) = (x + y)|\overline{x}(\overline{y} + \overline{z})| + \overline{xy} + \overline{x}\overline{z}$
 - ii) $f(A, B, C) = (A+B+C)(\overline{A}+B+C)(\overline{A}+B+\overline{C})$
 - c. Transform each of the following canonical expressions into other canonical form in decimal notation and express in simplified form in decimal notation and express in simplified form
 - i) $f(x, y, z) = \sum m(0, 1, 3, 4, 6, 7)$
 - ii) $f(w, x, y, z) = \prod m(0, 1, 2, 3, 4, 6, 12)$ (08 Marks)
- 2 a. What are don't care condition? What are its advantages? (04 Marks)
 - Obtain a NOR-gate realization of the Boolean expression, $f(w, x, y, z) = \sum m(0, 3, 5, 6, 9, 10, 12, 15)$
 - (08 Marks) Obtain a NAND-gate realization of the Boolean expression $f(A, B, C) = (A + \overline{B} + C)(\overline{A} + \overline{B} + \overline{C})(\overline{A} + B)$
- a. Determine the minimal sum-of-product (SOP) expression for $f(w, x, y, z) = \sum (0, 2, 4, y, z)$ (08 Marks) 9, 12, 15) + $\sum d(1, 5, 7, 10)$
 - Using Quine-Mcluskey method and prime implicant reduction, determine the minimal product-of-sums (POS) expression for the following using decimal notation (08 Marks) $f(w, x, y, z) = \sum m(1, 2, 3, 5, 9, 12, 14, 15) + \sum d(4, 8, 11)$
 - Reduce the given switching function using single variable map technique (04 Marks) $f(A, B, C, D) = \sum m(0, 1, 4, 7, 10, 14)$
- a. Define the following terms:
 - ii) The propagation delay (06 Marks) i) Fan-in and Fan-out
 - b. What is the principle of operation of an schottky TTL? Explain with a circuit diagram (08 Marks) the operation of a schottky TTL
 - A TTL gate is generated to sink 10mA without exceeding an output voltage VOL=0.4V and to source 5mA without dropping below VOH = 2.4V. If I_{IH} =100mA at 2.4V and I_{IH} = ImA at 0.4V, calculate the 0-state and 1-state fan-outs. (06 Marks)
- a. With a block diagram describe the principle of operation of a carry Look-ahead-adder. (06 Marks)
 - b. What is a Programmable LOGIC Array (PLA)? Describe with a logic diagram the principle of operation of a PLA. What are its advantages? (08 Marks)
 - c. Implement the following Boolean function using 8:1 multiplexer.

$$F(A, B, C, D) = \overline{A}B\overline{D} + ACD + \overline{B}CD + \overline{A}\overline{C}D.$$
 (06 Marks)
$$Contd....2$$

6 a. What is a sequential circuit? Discuss the different types of sequential circuits.

(06 Marks)

 b. With a neat logic diagram and timing waveforms describe the operation of a masterslave JK flip-flop. (06 Marks)


c. A stable assignment table for a mod-5 counter is given below:

S	Q ₂	Qı	Qo					
0	0	0	0					
1	0	0	1					
2	0	1	1					
3	1	1	1					
4	1	1	0					

Derive a counter configuration.

(08 Marks)

- a. Explain with sketches the Mealy model and the Moore model sequential networks.
 (06 Marks)
 - b. Analyze the synchronous circuit of the Fig. (clock not shown but is implicit)
 - Write down the excitation and output functions
 - ii) Form the excitation and state tables
 - iii) Give a word description of the circuit operatin.



- Discuss the network terminal behaviour of a Mealy sequential network illustrating the
 occurrence of false output with timing diagrams. (06 Marks)
- 8 Write short notes on:
 - i) Principle of duality
 - ii) Compansion of logic families
 - iii) CMOS inverter
 - iv) Programmable Read-only memories.

(20 Marks)
